Physical Design Engineer Job at Chiparama, Palo Alto, CA

TGd4VkV0MjV1bE9LQTB3bXpuVDVrQUpHSmc9PQ==
  • Chiparama
  • Palo Alto, CA

Job Description

Position Overview

This role focuses on the physical design of integrated circuits (ICs), where you will be responsible for the end-to-end implementation of physical design processes, including synthesis, floor planning, clock tree synthesis (CTS), and place and route. You will work on high-speed designs and contribute to the development and validation of power grids and clock constraints, playing a crucial role in ensuring designs meet performance and manufacturing requirements.

Key Responsibilities

  • Physical Design Implementation : Perform physical synthesis, floor planning, clock tree synthesis (CTS), place and route, and other key physical design tasks in compliance with industry standards.
  • Power Grid and Clock Constraints : Develop and implement high-speed clock and power grid specifications and constraints to optimize power efficiency and design performance.
  • Physical Design Verification : Debug and resolve LVS/DRC issues at both the block and chip levels using physical design verification methodologies.
  • Timing and Signal Integrity : Perform static timing analysis (STA), handle clock domain crossing (CDC), and understand parasitic delays through SDF-annotated simulations.
  • Mixed-Signal Environment : Work within mixed-signal environments, ensuring smooth integration between analog and digital components in the design.
  • Tape-Out and Foundry Interface : Manage design tape-out processes and collaborate with foundries, ensuring a solid understanding of the semiconductor supply chain.

Required Qualifications

  • Master’s degree in Electrical Engineering or Computer Engineering (MSEE/CE) or equivalent.
  • At least 8 years of experience in physical design.
  • Expertise in physical design methodologies, including physical-aware synthesis, floor planning, CTS, and place and route.
  • Experience with high-speed design constraints and implementation.
  • Strong knowledge of power-grid development and high-speed clock constraints.
  • Experience with physical design verification tools to resolve LVS/DRC issues.
  • Proficiency in static timing analysis, CDC methodologies, and related tools.
  • Experience with SDF-annotated simulations and understanding of parasitic delays.
  • Expertise in mixed-signal design environments.
  • Familiarity with tools such as Virtuoso, Caliber, and Redhawk for power analysis.
  • Experience with the IC design tape-out process and semiconductor supply chain.

Preferred Qualifications

  • Familiarity with backend Cadence tools.
  • Deep understanding of signal integrity and power integrity in high-speed designs.
  • Proactive, collaborative, and creative problem-solving approach, with a focus on innovation and consensus-building to drive optimal project outcomes.
  • Strong time management, task management, and interpersonal skills

Job Tags

Similar Jobs

Wheaton Creek Ranch

Ranch Managing Director Couple (Revised) Job at Wheaton Creek Ranch

Ranch Managing Director Couple (Revised) 3 days ago Be among the first 25 applicantsWheaton Creek Ranch: Ranch Managing Director CoupleWho We AreWheaton Creek Ranch (WCR) is a family-owned working ranch that has been managed primarily for wildlife for more than thirty... 

Boston University

RESEARCH STUDY ASSISTANT, School of Medicine, Pulmonary Center Job at Boston University

 ...Seeking full-time research assistant to execute research tasks for protocols in the Pulmonary Center of BUSM. Position will entail collecting...  ...but not required. Position requires periodic evening and weekend hours. Required Skills + Bachelor's degree. + Fluency... 

Tesla Motors

Internship, Digital Modeling, Design Studio (Fall 2025) Job at Tesla Motors

 ...Spring 2026 if available and there is an opportunity to do so. We ask for a minimum of 12 weeks, full-time and on-site, for most internships. Our internship program is for students who are actively enrolled in an academic program. Recent graduates seeking employment after... 

Advanced Hires

Oracle Product Functional Specialist Level 2- Order to Cash Area Job at Advanced Hires

 ...field, orThe equivalent combination of education and successful work experience (10 years), andCPA Certification is preferred....  ...(Required)Experience with Public Sector implementations.Flexible work from home options available.#J-18808-Ljbffr Advanced Hires

Acro Service Corp

Cyber Security Engineer Job at Acro Service Corp

 ...counter-intrusion attempts. Understanding of network and system security principles for risk identification and analysis. Knowledge...  .... Knowledge of standards and best practices related to information security and data confidentiality. ESSENTIAL FUNCTIONS:...